

REMARKS

I. Introduction

Claims 10 to 19 are pending in the present application. In view of the following remarks, it is respectfully submitted that all of the presently pending claims are allowable, and reconsideration is respectfully requested.

II. Rejection of Claims 10, 12 to 15, 17 and 18 Under 35 U.S.C. §102(e) and 35 U.S.C. §103(a)

Claims 10, 12 to 15, 17 and 18 were rejected under 35 U.S.C. § 102(e) as anticipated by, or in the alternative, under 35 U.S.C. §103(a) as obvious over U.S. Patent No. 6,067,858 ("Clark et al."). Applicants respectfully submit that the Clark et al. reference does not anticipate or render obvious claims 10, 12 to 15, 17 and 18 for the following reasons.

Claim 10 relates to a micromechanical component, comprising: a substrate, a micromechanical functional plane provided on the substrate, a covering plane provided on the micromechanical functional plane; and a printed circuit trace plane provided on the covering plane, wherein the covering plane includes a first monocrystalline region epitaxially grown on an underlying second monocrystalline region and a first polycrystalline region epitaxially grown on an underlying first polycrystalline starting layer side by side.

Applicants respectfully submit that claim 10 requires that the functional plate is provided on the substrate. Additionally, the cover plane is on the micromechanical functional plane. As a result, the elements described are positioned on one another as described in the claim. Applicants furthermore submit that the first monocrystalline region grown on an underlying second monocrystalline region and a first polycrystalline region is epitaxially grown on an underlying first polycrystalline starting layer.

In contrast to the features provided above, the Clark et al. reference, which relates to a micromachined vibratory rate gyroscope, illustrates, in Figures 24a to 24g, a bottom substrate 600 which has a handle wafer 602 made of a single-crystalline silicon, with an oxide layer 604 placed upon the handle wafer 602. A polysilicon layer 606, which is patterned, is placed atop substrate (SOI) 610, which is joined to the bottom substrate 600. A top substrate that is thinned down to single-crystalline silicon layer 614 is also provided. Integrated circuitry is produced on layer

614 as well as MEMS structures produced in layer 614 by introduced trenches 636. A capping wafer 640, illustrated in Figure 24G (glass or oxidized silicon, different than the requirements of claim 10) is bonded to the top substrate 610 and a rigid frame substrate 504 is placed on the bottom of the assemblage.

The Clark et al. reference does not disclose in the specification or illustrate in the drawings a covering made of mono and polycrystalline silicon as required in claim 10 of the present invention. The Clark et al. reference, rather, shows a capping wafer 640 made of glass or oxidized silicon. Glass is an amorphous material. Therefore, it has no crystal structure at all, and therefore neither monocrystalline nor polycrystalline regions. Additionally, the Clark et al. reference does not disclose or suggest a printed circuit trace on a capping wafer 640, but integrated circuitry on the micromechanical functional layer 614 underneath, different than the present invention.

The Clark et al. reference, moreover, does not disclose or suggest the feature a covering plane that includes a first monocrystalline region epitaxially grown on an underlying second monocrystalline region and a first polycrystalline region epitaxially grown on an underlying first polycrystalline starting layer *side by side*. The Clark et al. reference is silent regarding this feature. Accordingly, in view of the numerous defects of the Clark et al. reference failing to disclose or suggest the features of claim 10, applicants respectfully request withdrawal of the rejection to claim 10.

In the "Response to Arguments" portion of the office action, the Examiner is apparently attempting to portray the "side by side" feature as unclear by describing the position or orientation of the micromechanical device as arbitrary. Applicants dispute this characterization. Claim 10 is clear and defines perfectly well the position or orientation of the individual layers with respect to one another, for claim 10 includes a substrate, a micromechanical, functional plane on the substrate, and a cover plane on the functional plane. Therefore, when elements are described that are positioned on top of one another, then an independent reference system is provided, in which it is clear what is situated at which vertical position. Consequently, it is also clear what side by side means, namely the horizontal arrangement of elements with respect to each other.

Claims 12 to 15, 17 and 18 depend from claim 10 and therefore include all of the features of claim 10. Applicants respectfully submit that claims 12 to 15, 17

and 18 are patentable for at least the reasons presented above in relation to claim 10.

III. Rejection of Claims 11 and 19 Under 35 U.S.C. §103(a)

Claims 11 and 19 were rejected under 35 U.S.C. §103(a) as obvious over U.S. Patent No. 6,067,858 ("Clark et al.") in view of Silicon Processing for the VLSI Era Volume 1: Processing Technology, Lattice Press, Sunset Beach, CA, USA, pp. 151-156, 1986 ("Wolf et al."). Applicants respectfully submit that the attempted combination of Clark et al. and Wolf et al. does not render obvious claims 11 and 19 for the following reasons.

Claims 11 depends from claim 10 and therefore include all of the features of claim 10.

Claim 19 relates to a method for manufacturing a micromechanical component. Claim 19 describes the steps of providing a substrate, providing a micromechanical functional plane on the substrate, providing a covering plane on the micromechanical functional plane, providing a polysilicon starting layer region-wise on the micromechanical functional plane and leaving open region-wise a first monocrystalline region of the micromechanical functional plane, epitaxially depositing a second monocrystalline region on the first monocrystalline region left open and epitaxially depositing a polycrystalline region on the polysilicon starting layer at the same time

The defects of the Clark et al. reference are discussed above and are applicable to this rejection.

The attempted addition of the Wolf et al. reference does not cure the critical defects of the Clark et al. reference. The Wolf et al. reference relates to silicon processing of the VLSI era. Title. The Office Action alleges that it would have been obvious to combine the disclosures of Clark et al. and Wolf et al. by one of ordinary skill in the art at the time of the invention because the Wolf et al. reference discloses known epitaxial structures and the Clark et al. reference suggests (at col. 24, lines 1 to 10) using "conventional techniques" (and thus structures) to form the micro-mechanical device.

Applicants respectfully submit that the Office Action citing "conventional techniques" expressly does not refer to the micromechanical structure of the present invention but rather to a standard CMOS process for an integrated circuit. The

processing of the micromechanical component, using bonding, trenching, thinning back, deposition, sacrificial etching of the present invention is not conventional and therefore not obvious. As a result, the combination of references, is not obvious. The references themselves do not teach or suggest of such a combination to result in the features of the claims provided above.

Wolf describes on page 155 and 156 in the text, as well as Figure 28a and Figure 28b, a selective depositing of epitaxial silicon. The epitaxial silicon (referred to in Wolf as "epi" in figure 28b, is deposited selectively only over the monocrystalline silicon (i.e. the substrate"). Furthermore, on page 156, Wolf distinguishes between epitaxial silicon and polysilicon wherein

Type 2 selective deposition is best achieved by using SiH_4 as the Si source, since selectivity of deposition is non-critical. When this type of deposition is made, an interface between the expitaxial and polysilicon is formed.

Applicants respectfully submit that polysilicon is not epitaxial silicon as described above. Wolf specifically distinguishes between the two types of materials and specifies selective deposition as described above only over the monocrystalline silicon layer. With the Wolf reference teaching of selective deposition, any attempted combination of Wolf and Clark et al. would not be accomplished, because the cited Wolf and Clark et al. references have contrary technical teachings. Wolf is pursuing a contrary technical teaching than Clark et al., where Wolf teaches a uniform epitaxial coating that is deposited on a monocrystalline silicon layer, while Clark has a non-selective deposition. Thus, a person of skill in the art would not combine a teaching of selective deposition and non-selective (uniform) deposition to arrive at the features provide in claim 11.

Applicants furthermore submit that semiconductor process technology does normally not use a bonding process. It is not obvious to replace an MEMS bonding process with a CMOS epitaxy layer deposition as alleged by the Office Action. Wolf et al. uses silane (SiH_4) for simultaneous growth since deposition at 630°C would otherwise run at deposition rates that are too low. The present invention, conversely, uses chlorinated Si-compounds but also introduces a polycrystalline starting layer. The present invention, therefore, is structurally different

than those described by the combination of references provided by the Office Action. Applicants respectfully request withdrawal of the rejections to claims 11 and 19.

IV. Rejection of Claim 16 Under 35 U.S.C. §103(a)

Claim 16 was rejected under 35 U.S.C. §103(a) as unpatentable over Clark et al. in view of U.S. Patent No. 5,075,253 ("Sliwa et al."). Applicants respectfully submit that the attempted combination of Clark et al. and Sliwa et al. does not render obvious claim 16 for the following reasons.

Claim 16 depends from claim 10 and therefore includes all the features of claim 10.

Applicants respectfully submit that "flip chip" technology is not possible with the Clark et al. capping wafer and therefore a person of ordinary skill in the art would not combine the Clark et al. and Sliwa et al. references. The combination of Sliwa's technique with Clark's sensor is technically impossible (as proposed by the Office Action), since the cap in Figure 25G has no plated through holes. An etched hole 646 is positioned to "permit access to bonding pads 648". Contacting is possible only via wire bonding and not via "solder bumps" for "flip chip". The features of claim 16 allow contacting on the upper planar level, and thus flip-chip techniques which are impossible with the combination of references disclosed. As a result of the combination of Sliwa et al. and Clark et al. failing to disclose or suggest the features of claim 16 and furthermore due to the inability to technically combine the Sliwa et al. and Clark et al. references to disclose the features of claim 16, applicants respectfully request withdrawal of the rejection to claim 16.

V. Conclusion

In light of the foregoing, it is respectfully submitted that all pending claims are in condition for allowance. Prompt reconsideration and allowance of the present application are therefore earnestly solicited.

Respectfully submitted,

Dated: 8/18/06

By: 52 (S.No. 41,172)
802
Gerard Messina
Reg. No. 35,952
KENYON & KENYON LLP
One Broadway
New York, New York 10004
(212) 425-7200